



Diagnostics

- ✧ +3.3V power supply
- ✧ Power consumption less than 2W
- ✧ Compact size: 107.5×41.5×12.4 mm
- ✧ Operating case temperature: -5 to +70 °C
- ✧ Duplex LC Receptacle
- ✧ ROHS-6 compliant

Features:

- ✧ CFP2 MSA Compliance
- ✧ Integrated LAN WDM ROSA for up to 10 km reach over SMF
- ✧ Support line rates from 103.125 Gbps to 111.81 Gbps
- ✧ MDIO management interface with Digital

Applications:

- ✧ Data Center & 100G Ethernet
- ✧ ITU-T OTU4
- ✧ DPI

Part Number Ordering Information

OPC2E10-R	CFP2 LR4 10km optical Receiver with full real-time digital diagnostic monitoring, 0~70 °C
-----------	---

Description:

OPWAY's OPC2E10 CFP2 receivers are designed for use in 100 Gigabit Ethernet links over 10km single module fiber, and it compliant to the CFP MSA CFP2 HW Specification and IEEE 802.3ba 100GBASE-LR4. Digital diagnostics are available via MDIO as specified in the CFP MSA Management Interface Specification.

The receiver 's designs are optimized for high performance and cost efficiency to provide customers the best solutions for Datacom and Telecom applications.

The transceiver is RoHS-6 compliant and lead-free per Directive 2002/95/EC.

● Absolute Maximum Ratings

The limit of the maximum value is shown as below **Table 1**. (If operating out the limit of the maximum value will cause permanent damage).

Parameter	Symbol	Conditions	Min.	Max	Unit
Storage temperature(case)	Tstg	—	-40	+85	°C
Relative humidity	RH	0	—	85	%
Damage Threshold for Receiver	Pmax	—	—	+10.0	dBm
Power Supply	Vcc 3.3V	—	-0.3	+3.6	V
Input 3.3V LVCMOS signal level	Vi	—	-0.3	Vcc+0.3	V
Input 1.2V LVCMOS signal level	Vi	—	-0.3	1.6	V
ESD Sensitivity on module and all host pins	HBM	Human Body model R=1.5K, C=100pF	—	2000	V

● Recommended operating conditions

Shenzhen Opway Communication Co., Ltd.

The recommended working conditions are shown as below **Table 2**.

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating Case Temperature	Tc	0	—	+70	°C
Supply voltage	Vcc 3.3V	+3.14	+3.3	+3.47	V
Power dissipation	P	—	—	6	W
Low Power dissipation	P _{Low}			1	W
In-rush Current	I-inrush			200	mA/us
Turn-off rush Current	I-turnoff	-200			mA/us
Link Distance	L		—	10km	G.652 SMF

● Optical Characteristics

Table 3 CFP2 Optical Specifications (100GBase-LR4)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Channel data rate				25.7812		Gbps
Data rate variation			-100		+100	ppm
Lane Center Wavelength	λ_{cT0}		1294.53	1295.56	1296.59	nm
	λ_{cT1}		1299.02	1300.05	1301.09	nm
	λ_{cT2}		1303.54	1304.58	1305.63	nm
	λ_{cT3}		1308.09	1309.14	1310.19	nm
Damage threshold	PDT		—	5.5	—	dBm
Average receiver power per lane	R _{pow}		-10.6	—	4.5	dBm
Receive power OMA per Lane	R _{ovl}		—	—	4.5	dBm
Difference in receive power between any two lanes(OMA)			—	—	5.5	dB
Receiver Sensitivity(OMA) per lane	P _{sen}		—	—	-8.6	dBm
Stressed Receiver Sensitivity per Lane	P _{sen_str}		—	—	-6.8	dBm
Receiver Reflectance	Ref		—	—	-26	dB
Rx-Lane LOS Assert			-25	—	—	dBm
Rx-Lane LOS De-assert			—	—	-13	dBm
Rx-Lane LOS Hysteresis			0.5	—	—	dB

Table 4 CFP2 Optical Specifications (OTU4)

Shenzhen Opway Communication Co., Ltd.

3F, Building 5, Section 2, Baiwangxin High-tech Industrial Park, 1002 Songbai Rd.,

Nanshan, Shenzhen, Guangdong, China 518000

Tel: +86-755-86000306

Fax: +86-755-86000825

E-mail: info@opwaytech.com

http://www.opwaytech.com

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Channel data rate				27.9525		Gbps
Data rate variation			-20		+20	ppm
Lane Center Wavelength	λ_{cR0}		1294.53	1295.56	1296.59	nm
	λ_{cR1}		1299.02	1300.05	1301.09	nm
	λ_{cR2}		1303.54	1304.58	1305.63	nm
	λ_{cR3}		1308.09	1309.14	1310.19	nm
Damage threshold	PDT		—	5.5	—	dBm
Average receiver power per lane	Rpow		—	—	4.5	dBm
Receiver power OMA per lane	Rovl		—	—	4.5	dBm
Difference in receive power between any two lanes(OMA)			—	—	5.5	dB
Optical path penalty					1.5	dB
Receiver Sensitivity per lane ²	Psen		—	—	-10.3	dBm
Receiver Sensitivity(OMA) per lane ²	Psen_OMA				-9.1	dBm
Receiver Reflectance	Ref		—	—	-26	dB
Rx-Lane LOS Assert			-25	—	—	dBm
Rx-Lane LOS Deassert			—	—	-13	dBm
Rx-Lane LOS Hysteresis			0.5	—	—	dB

Note1. Please refer to Figure 1

Note2. OTU-4 Rate, BER < 10⁻¹² with FEC, ER > 7dB

● Electrical Characteristics

High Speed I/O interface

Table 5 100Gb/s CFP2 Electrical High Speed I/O Interface Specifications

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Signal Rate Per Lane				25.78125		Gb/s
Signal Rate Tolerance			-100		100	ppm
Single-ended output voltage	Vosig		-0.4		4	V
Output AC common-mode voltage(RMS)	V _{ocomAC}				15	mV
Output transition time	Tr	20%~80%	24	—	—	ps
Differential output return loss		IEEE 802.3ba-2010	See Equation (83B-5)			dB
Total Jitter	T _j				0.4	UI
Deterministic Jitter	T _{dj}				0.25	UI

Low Speed I/O interface

Shenzhen Opway Communication Co., Ltd.

3F, Building 5, Section 2, Baiwangxin High-tech Industrial Park, 1002 Songbai Rd.,

Nanshan, Shenzhen, Guangdong, China 518000

Tel: +86-755-86000306

Fax: +86-755-86000825

E-mail: info@opwaytech.com

http://www.opwaytech.com

Table 6 100Gb/s CFP2 3.3V LVCMOS Electrical Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}		3.2	3.3	3.4	V
Input High Voltage	V _{IH}		2		V _{CC} +0.3	V
Input Low Voltage	V _{IL}		-0.3		0.8	V
Output High Voltage (I _{OH} =-100uA)	V _{OH}		V _{CC} -0.2		V _{CC} +0.3	V
Output Low Voltage (I _{OL} =100uA)	V _{OL}		-0.3		0.2	V
Minimum Pulse Width of Control Pin Signal	t _{CNTL}		100			us

Note:(MOD_RSTn,MOD_LOPWR,TX_DIS,PRG_CNTL,MOD_ABS,RX_LOS,GLB_ALRMn,PRG_ALRM) are LVCMOS I/O interfaces.

Table 7 100Gb/s CFP 1.2V LVCMOS Electrical Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input High Voltage	V _{IH}		0.84		1.5	V
Input Low Voltage	V _{IL}		-0.3		0.36	V
Input Leakage Current	I _{IN}		-100		+100	uA
Output High Voltage	V _O		1.0		1.5	V
Output Low Voltage	V _{OL}		-0.3		0.2	V
Output High Current	I _{OH}				-4	mA
Output Low Current	I _{OL}		+4			mA
Input capacitance	C _i				10	pF

Note. (MDIO, MDC, PRTADR4:0) are 1.2V LVCMOS I/O interfaces

Table 8 100Gb/s CFP Timing Parameters for CFP2 Hardware Signal Pins

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Hardware MOD_LOPWR assert	t _{MOD_LOPWR_assert}				1	ms
Hardware MOD_LOPWR De-assert	t _{MOD_LOPWR_deassert}				10	s
Receiver Loss of Signal Assert Time	t _{loss_assert}				100	us
Receiver Loss of Signal De-Assert Time	t _{loss_deassert}				100	us
Global Alarm Assert Delay Time	GLB_ALRMn_assert				150	ms
Global Alarm De-Assert Delay Time	GLB_ALRMn_deassert				150	ms
Management Interface Clock Period	t _{prd}		250			ns
Host MDIO t _{setup}	t _{setup}		10			ns
Host MDIO t _{hold}	t _{hold}		10			ns
CFP MDIO t _{delay}	t _{delay}		0		175	ns
Initialization time from Reset	t _{initialize}				2.5	s

Table 9 100Gb/s CFP MDIO and MDC Timing Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Management Interface Clock Frequency	F_MDC		0.1		4	MHz
Management Interface Clock Period	t_prd		250		10000	ns
Host MDIO t_setup	t_setup		10			ns
Host MDIO t_hold	t_hold		10			ns
CFP MDIO t_delay ¹	t_delay		0		175	ns
MDC high and low time	twidth		40		60	%
			160			ns
MDIO/MDC termination in CFP	Zt		100			kOhm

Clock interface

Table 10 100Gb/s CFP Reference Clock Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Impedance	Zd		80	100	120	ohm
Frequency			1/64 of host lane rate			
Frequency Stability	Xf		-100		+100	ppm ¹
			-20		+20	ppm ²
Input Differential Voltage	Vdiff		400		1200	mV ³
RMS Jitter	σ				10	ps ⁴
Clock Duty Cycle			40		60	%
Clock Rise/Fall Time 10/90%	Tr/f		200		1250	ps ⁵

Note1. For Ethernet applications

Note2. For Telecom applications

Note3. Peak to Peak Differential

Note4. Random Jitter. Over frequency band of 10kHz < f < 10MHz

Note5. 1/64 of electrical lane

Table 11 100Gb/s CFP Receiver Monitor Clock Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Impedance	Zd		80	100	120	ohm
Frequency			1/8 of network lane rate			
Output Differential Voltage	Vdiff		400		1200	mV ¹
Clock Duty Cycle			40		60	%

Note1. Peak to Peak Differential

● **100Gb/s CFP2 Function Diagram**

Internal reference structure

The internal structure of 100Gb/s CFP2 shown as Figure 5.




Figure 5. 10km 100Gb/s CFP2 internal structure

Recommended Interface Circuit




Figure 6. Recommended High Speed I/O for Data and Clocks




Figure 7. Recommended MDIO Interface Termination

Pin Layout






Figure 8. CFP2 Module Pad Layout



	CFP2 Bottom
1	GND
2	(TX_MCLKn)
3	(TX_MCLKp)
4	GND
5	N.C.
6	N.C.
7	3.3V_GND
8	3.3V_GND
9	3.3V
10	3.3V

	CFP2 Top
104	GND
103	N.C.
102	N.C.
101	GND
100	TX3n
99	TX3p
98	GND
97	TX2n
96	TX2p
95	GND



11	3.3V	94	N.C.
12	3.3V	93	N.C.
13	3.3V_GND	92	GND
14	3.3V_GND	91	N.C.
15	VND_IO_A	90	N.C.
16	VND_IO_B	89	GND
17	PRG_CNTL1	88	TX1n
18	PRG_CNTL2	87	TX1p
19	PRG_CNTL3	86	GND
20	PRG_ALARM1	85	TX0n
21	PRG_ALARM2	84	TX0p
22	PRG_ALARM3	83	GND
23	GND	82	N.C.
24	TX_DIS	81	N.C.
25	RX_LOS	80	GND
26	MOD_LOPWR	79	(REFCLKn)
27	MOD_ABS	78	(REFCLKp)
28	MOD_RSTn	77	GND
29	GLB_ALRMn	76	N.C.
30	GND	75	N.C.
31	MDC	74	GND
32	MDIO	73	RX3n
33	PRTADR0	72	RX3p
34	PRTADR1	71	GND
35	PRTADR2	70	RX2n
36	VND_IO_C	69	RX2p
37	VND_IO_D	68	GND
38	VND_IO_E	67	N.C.
39	3.3V_GND	66	N.C.
40	3.3V_GND	65	GND
41	3.3V	64	N.C.
42	3.3V	63	N.C.
43	3.3V	62	GND
44	3.3V	61	RX1n
45	3.3V_GND	60	RX1p
46	3.3V_GND	59	GND
47	N.C.	58	RX0n
48	N.C.	57	RX0p
49	GND	56	GND
50	(RX_MCLKn)	55	N.C.
51	(RX_MCLKp)	54	N.C.
52	GND	53	GND




Figure 8. CFP2 Module Pin Map

Note1: Pin 15,16,36,37,38, are internally used and NOT allowed to connect any signal and power supply or GND

Note2: Pin 2,3,50,51 are disabled unless MCLK output is enabled via MDIO

Pin Definition

Table 12 100Gb/s CFP2 Pin Definition(Bottom row)

PIN	Name	I/O	Logic	Description
1	GND			
2	(TX_MCLKn)	O	CML	Not Support
3	(TX_MCLKp)	O	CML	Not Support
4	GND			
5	N.C			No Connect
6	N.C			No Connect
7	3.3V_GND			3.3V Module Supply Voltage Return Ground, can be separate or tied together with Signal Ground
8	3.3V_GND			
9	3.3V			3.3V Module Supply Voltage
10	3.3V			3.3V Module Supply Voltage
11	3.3V			3.3V Module Supply Voltage
12	3.3V			3.3V Module Supply Voltage
13	3.3V_GND			
14	3.3V_GND			
15	VND_IO_A	I/O		Module Vendor I/O. Must No Connect at host board
16	VND_IO_B	I/O		Module Vendor I/O. Must No Connect at host board
17	PRG_CNTL1	I	LVC MOS w/ PUR	Programmable Control 1 set over MDIO, MSA Default: TRXIC_RSTn, TX & RX ICs reset, "0": reset, "1" or NC: enabled = not used 4.75kohm pull up in the module
18	PRG_CNTL2	I	LVC MOS w/ PUR	Programmable Control 2 set over MDIO, MSA Default: Hardware Interlock LSB, "00": ≤3W, "01":≤6W, "10": ≤9W, "11" or NC: ≤12W = not used 4.75kohm pull up in the module
19	PRG_CNTL3	I	LVC MOS w/ PUR	Programmable Control 3 set over MDIO, MSA Default: Hardware Interlock MSB, "00": ≤3W, "01":≤6W, "10": ≤9W, "11" or NC: ≤12W = not used 4.75kohm pull up in the module
20	PRG_ALARM1	O	LVC MOS	Programmable Alarm 1 set over MDIO, MSA Default: HIPWR_ON, "1": module power up completed, "0":module not high powered up
21	PRG_ALARM2	O	LVC MOS	Programmable Alarm 2 set over MDIO, MSA Default:MOD_READY, "1": Ready, "0": not Ready.
22	PRG_ALARM3	O	LVC MOS	Programmable Alarm 3 set over MDIO, MSA Default: MOD_FAULT, fault detected, "1": Fault, "0": No Fault
23	GND			
24	TX_DIS	I	LVC MOS w/ PUR	Transmitter Disable for all lanes, "1" or NC = transmitter disabled, "0" = transmitter enabled
25	RX_LOS	O	LVC MOS	Receiver Loss of Optical Signal, "1": low optical signal, "0": normal condition
26	MOD_LOPWR	I	LVC MOS w/ PUR	Module Low Power Mode. "1" or NC: module in low power (safe) mode, "0": power-on enabled 4.75kohm pull up in the module
27	MOD_ABS	O	GND	Module Absent. "1" or NC: module absent, "0":module present, Pull Up Resistor on Host

28	MOD_RSTn	I	LVC MOS w/ PDR	Module Reset. "0" resets the module, "1" or NC =module enabled, 4.75kohm pull down in the module
29	GLB_ALRMn	O	LVC MOS	Global Alarm. "0": alarm condition in any MDIO Alarm register, "1": no alarm condition, Open Drain, Pull Up Resistor on Host
30	GND			
31	MDC	I	1.2V CMOS	Management Data Clock (electrical specs as per 802.3ae and ba)
32	MDIO	I/O	1.2V CMOS	Management Data I/O bi-directional data (electrical specs as per 802.3ae and ba)
33	PRTADR0	I	1.2V CMOS	MDIO Physical Port address bit 0
34	PRTADR1	I	1.2V CMOS	MDIO Physical Port address bit 1
35	PRTADR2	I	1.2V CMOS	MDIO Physical Port address bit 2
36	VND_IO_C	I/O		Module Vendor I/O C. Do Not Connect!
37	VND_IO_D	I/O		Module Vendor I/O D. Do Not Connect!
38	VND_IO_E	I/O		Module Vendor I/O E. Do Not Connect!
39	3.3V_GND			
40	3.3V_GND			
41	3.3V			3.3V Module Supply Voltage
42	3.3V			
43	3.3V			
44	3.3V			
45	3.3V_GND			
46	3.3V_GND			
47	N.C			No Connect
48	N.C			No Connect
49	GND			
50	(RX_MCLKn)	O	CML	Not Support
51	(RX_MCLKp)	O	CML	Not Support
52	GND			

Table 13 100Gb/s CFP2 Pin Definition(Top raw)

PIN	Name	I/O	Logic	Description
53	GND			
54	N.C			No Connect
55	N.C			No Connect
56	GND			
57	RX0p	O	HS I/O	Lane 0 Receiver Output (Positive)
58	RX0n	O	HS I/O	Lane 0 Receiver Output (Negative)
59	GND			
60	RX1p	O	HS I/O	Lane 1 Receiver Output (Positive)
61	RX1n	O	HS I/O	Lane 1 Receiver Output (Negative)
62	GND			

63	N.C			No Connect
64	N.C			No Connect
65	GND			
66	N.C			No Connect
67	N.C			No Connect
68	GND			
69	RX2p	O	HS I/O	Lane 2 Receiver Output (Positive)
70	RX2n	O	HS I/O	Lane 2 Receiver Output (Negative)
71	GND			
72	RX3p	O	HS I/O	Lane 3 Receiver Output (Positive)
73	RX3n	O	HS I/O	Lane 3 Receiver Output (Negative)
74	GND			
75	N.C			No Connect
76	N.C			No Connect
77	GND			
78	REFCLKp	I		Reference Clock Input (Positive), optional
79	REFCLKn	I		Reference Clock Input (Negative) , optional
80	GND			
81	N.C			No Connect
82	N.C			No Connect
83	GND			
84	TX0p	I	HS I/O	Lane 0 Transmitter Input (Positive)
85	TX0n	I	HS I/O	Lane 0 Transmitter Input (Negative)
86	GND			
87	TX1p	I	HS I/O	Lane 1 Transmitter Input (Positive)
88	TX1n	I	HS I/O	Lane 1 Transmitter Input (Negative)
89	GND			
90	N.C			No Connect
91	N.C			No Connect
92	GND			
93	N.C			No Connect
94	N.C			No Connect
95	GND			
96	TX2p	I	HS I/O	Lane 2 Transmitter Input (Positive)
97	TX2n	I	HS I/O	Lane 2 Transmitter Input (Negative)
98	GND			
99	TX3p	I	HS I/O	Lane 3 Transmitter Input (Positive)
100	TX3n	I	HS I/O	Lane 3 Transmitter Input (Negative)
101	GND			
102	N.C			No Connect
103	N.C			No Connect
104	GND			

● 100Gb/s CFP Mechanical Specifications

100Gb/s CFP2 mechanical dimensions should be compliant with CFP2 MSA specification.

Detailed dimensions are shown in Figure 10.




Figure 10. 100Gb/s CFP2 Mechanical Dimensions(unit:mm)

● Management Interface

OPWAY OPC2E10 CFP2 Receiver support the MDIO interface specified in IEEE802.3 Clause 45. This 2-wire management data I/O interface is provided for the module status monitoring and control. The management data clock (MDC) provides clocking for the data that is passed on the MDIO port. Five further pins allow for loading of a port address (PORT_ADDR0-4) into the module.




Figure 12 CFP MDIO Interface

Note: Capacitor represents stray capacity 600ohm pull-up is preferred

For more detailed information please refer to "*CFP MSA Management Interface Specification Version 2.2 r06*".

● Warnings

Handling Precautions: This device is susceptible to damage as a result of electrostatic discharge(ESD). A static free environment is highly recommended. Follow guidelines according to proper ESD procedures.

Laser Safety: Radiation emitted by laser devices can be dangerous to human eyes. Avoid eye exposure to direct or indirect radiation.

OPWAY reserves the right to make changes to the products or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such products or information.

Published by Shenzhen OPWAY Communication Co., Ltd.

Copyright © OPWAY

All Rights Reserved